forked from zachjs/sv2v
-
Notifications
You must be signed in to change notification settings - Fork 0
/
sv2v.cabal
131 lines (126 loc) · 3.1 KB
/
sv2v.cabal
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
cabal-version: 2.4
name: sv2v
version: 0.0.11
synopsis: SystemVerilog to Verilog conversion
description:
A tool for coverting SystemVerilog to Verilog. Originally forked from the
Verilog parser found at https://github.com/tomahawkins/verilog
category: Language, Hardware, Embedded, Development
author: Zachary Snow <zach@zachjs.com>, Tom Hawkins <tomahawkins@gmail.com>
maintainer: Zachary Snow <zach@zachjs.com>
license: BSD-3-Clause
license-file: LICENSE
license-files: NOTICE
homepage: https://github.com/zachjs/sv2v
extra-doc-files:
README.md
CHANGELOG.md
executable sv2v
default-language: Haskell2010
main-is: sv2v.hs
hs-source-dirs: src
build-tool-depends:
, alex:alex >= 3.2.5 && < 4
, happy:happy >= 1.20 && < 2
build-depends:
, array
, base
, cmdargs
, containers
, directory
, filepath
, githash
, hashable
, mtl
, vector
other-modules:
-- SystemVerilog modules
Language.SystemVerilog
Language.SystemVerilog.AST
Language.SystemVerilog.AST.Attr
Language.SystemVerilog.AST.Decl
Language.SystemVerilog.AST.Description
Language.SystemVerilog.AST.Expr
Language.SystemVerilog.AST.GenItem
Language.SystemVerilog.AST.LHS
Language.SystemVerilog.AST.ModuleItem
Language.SystemVerilog.AST.Number
Language.SystemVerilog.AST.Op
Language.SystemVerilog.AST.ShowHelp
Language.SystemVerilog.AST.Stmt
Language.SystemVerilog.AST.Type
Language.SystemVerilog.Parser
Language.SystemVerilog.Parser.Keywords
Language.SystemVerilog.Parser.Lex
Language.SystemVerilog.Parser.Parse
Language.SystemVerilog.Parser.ParseDecl
Language.SystemVerilog.Parser.Preprocess
Language.SystemVerilog.Parser.Tokens
-- Conversion modules
Convert
Convert.AlwaysKW
Convert.AsgnOp
Convert.Assertion
Convert.BlockDecl
Convert.Cast
Convert.DimensionQuery
Convert.DoWhile
Convert.DuplicateGenvar
Convert.EmptyArgs
Convert.Enum
Convert.EventEdge
Convert.ExprAsgn
Convert.ExprUtils
Convert.ForAsgn
Convert.Foreach
Convert.FuncRet
Convert.FuncRoutine
Convert.HierConst
Convert.ImplicitNet
Convert.Inside
Convert.Interface
Convert.IntTypes
Convert.Jump
Convert.KWArgs
Convert.Logic
Convert.LogOp
Convert.MultiplePacked
Convert.NamedBlock
Convert.Package
Convert.ParamNoDefault
Convert.ParamType
Convert.PortDecl
Convert.RemoveComments
Convert.ResolveBindings
Convert.Scoper
Convert.Simplify
Convert.Stream
Convert.StringParam
Convert.StringType
Convert.Struct
Convert.StructConst
Convert.TFBlock
Convert.Traverse
Convert.Typedef
Convert.TypeOf
Convert.UnbasedUnsized
Convert.Unique
Convert.UnnamedGenBlock
Convert.UnpackedArray
Convert.Unsigned
Convert.Wildcard
-- sv2v CLI modules
Job
Paths_sv2v
autogen-modules:
Paths_sv2v
ghc-options:
-O3
-threaded
-rtsopts
"-with-rtsopts=-N -A32m"
-funbox-strict-fields
-Wall
source-repository head
type: git
location: git://github.com/zachjs/sv2v.git