Skip to content

Latest commit

 

History

History
14 lines (8 loc) · 361 Bytes

File metadata and controls

14 lines (8 loc) · 361 Bytes

Computer-Engineering-Lab-Projects

platform

This Reposistory contains Computer Engineering Lab Projects that I worked on. In this class we built an ARM CPU using the hardware description language, Verilog.

Features

  • ARM CPU

Requirements

  • To open project files, use the Xilinx ISE