-
Notifications
You must be signed in to change notification settings - Fork 7
/
teensy.nim
240 lines (215 loc) · 6.83 KB
/
teensy.nim
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
import macros, tables
{.push nodecl, header: "<avr/io.h>".}
var
clkpr* {.importc: "CLKPR".}: uint8
portD* {.importc: "PORTD".}: uint8
ddrD* {.importc: "DDRD".}: uint8
pinD* {.importc: "PIND".}: uint8
portB* {.importc: "PORTB".}: uint8
ddrB* {.importc: "DDRB".}: uint8
pinB* {.importc: "PINB".}: uint8
portF* {.importc: "PORTF".}: uint8
ddrF* {.importc: "DDRF".}: uint8
pinF* {.importc: "PINF".}: uint8
portC* {.importc: "PORTC".}: uint8
ddrC* {.importc: "DDRC".}: uint8
pinC* {.importc: "PINC".}: uint8
portE* {.importc: "PORTE".}: uint8
ddrE* {.importc: "DDRE".}: uint8
pinE* {.importc: "PINE".}: uint8
twbr* {.importc: "TWBR".}: uint8
twcr* {.importc: "TWCR".}: uint8
twsr* {.importc: "TWSR".}: uint8
twdr* {.importc: "TWDR".}: uint8
let
twint* {.importc: "TWINT".}: uint8
twea* {.importc: "TWEA".}: uint8
twsta* {.importc: "TWSTA".}: uint8
twsto* {.importc: "TWSTO".}: uint8
twwc* {.importc: "TWWC".}: uint8
twen* {.importc: "TWEN".}: uint8
twie* {.importc: "TWIE".}: uint8
template cpuPrescale*(n: static[uint8]): untyped =
clkpr = 0x80
clkpr = n
{.pop.}
type Pin = object
port: char
num: int
proc pin(port: char, num: int): Pin {.compileTime.} =
Pin(port: port, num: num)
const
B0* = pin('B', 0)
B1* = pin('B', 1)
B2* = pin('B', 2)
B3* = pin('B', 3)
B4* = pin('B', 4)
B5* = pin('B', 5)
B6* = pin('B', 6)
B7* = pin('B', 7)
D0* = pin('D', 0)
D1* = pin('D', 1)
D2* = pin('D', 2)
D3* = pin('D', 3)
D4* = pin('D', 4)
D5* = pin('D', 5)
D6* = pin('D', 6)
D7* = pin('D', 7)
F0* = pin('F', 0)
F1* = pin('F', 1)
F4* = pin('F', 4)
F5* = pin('F', 5)
F6* = pin('F', 6)
F7* = pin('F', 7)
C6* = pin('C', 6)
C7* = pin('C', 7)
E6* = pin('E', 6)
LED* = D6
macro eachIt*(pins: static[openArray[Pin]], body: untyped): untyped =
result = newStmtList()
let it = newIdentNode("it")
for pin in pins:
result.add quote do:
block:
const `it` = `pin`
`body`
template expandPin(register: string): untyped {.dirty.} =
var
port = newIdentNode(register & $pin.port)
num = newLit(pin.num)
macro output*(pin: static[Pin]): untyped =
expandPin("ddr")
quote do:
`port` = `port` or (1'u8 shl `num`)
macro high*(pin: static[Pin]): untyped =
expandPin("port")
quote do:
`port` = `port` or (1'u8 shl `num`)
macro low*(pin: static[Pin]): untyped =
expandPin("port")
quote do:
`port` = `port` and not (1'u8 shl `num`)
macro input*(pin: static[Pin]): untyped =
expandPin("ddr")
quote do:
`port` = `port` and not (1'u8 shl `num`)
macro normal*(pin: static[Pin]): untyped =
expandPin("port")
quote do:
`port` = `port` and not (1'u8 shl `num`)
macro pullup*(pin: static[Pin]): untyped =
expandPin("port")
quote do:
`port` = `port` or (1'u8 shl `num`)
macro read*(pin: static[Pin]): untyped =
expandPin("pin")
quote do:
`port` and (1'u8 shl `num`)
macro configure*(pins: static[openarray[Pin]], states: varargs[untyped]): untyped =
result = newStmtList()
var ports: Table[char, seq[int]]
for pin in pins:
ports.mgetOrPut(pin.port, @[]).add pin.num
for state in states:
expectKind state, nnkIdent
for portName, pins in ports.pairs:
var valueMask = newLit(0)
for pin in pins:
valueMask = quote do:
`valueMask` or (1'u8 shl `pin`)
case state.strVal:
of "input":
let port = newIdentNode("ddr" & $portName)
result.add quote do:
`port` = `port` and not `valueMask`
of "output":
let port = newIdentNode("ddr" & $portName)
result.add quote do:
`port` = `port` or `valueMask`
of "pullup":
let port = newIdentNode("port" & $portName)
result.add quote do:
`port` = `port` or `valueMask`
of "normal":
let port = newIdentNode("port" & $portName)
result.add quote do:
`port` = `port` and not `valueMask`
of "high":
let port = newIdentNode("port" & $portName)
result.add quote do:
`port` = `port` or `valueMask`
of "low":
let port = newIdentNode("port" & $portName)
result.add quote do:
`port` = `port` and not `valueMask`
else: doAssert state.strVal in ["input", "output", "pullup", "normal", "high", "low"]
#echo result.repr
macro generateCaseStmt(pins: static[openarray[Pin]], pinsname: untyped, iterVar: untyped, states: varargs[untyped]): untyped =
result = quote do:
case range[0..`pinsname`.high](`iterVar`):
else: discard
result.del 1
for i in 0..pins.high:
var body = newStmtList()
for state in states:
body.add quote do:
`state`(`pinsname`[`i`])
result.add nnkOfBranch.newTree(newLit(i), body)
#echo result.repr
macro withPinAs*(loop: ForLoopStmt): untyped =
expectKind loop, nnkForStmt
let
iterVar = loop[0]
pins = loop[1][1]
states = loop[1][2..^1]
body = loop[2]
iterVarType = genSym(nskType)
var
generateSym = bindSym("generateCaseStmt")
generateInStmt = nnkCall.newTree(generateSym, pins, pins, iterVar)
generateOutStmt = nnkCall.newTree(generateSym, pins, pins, iterVar)
generateReadStmt = nnkCall.newTree(generateSym, pins, pins, iterVar, newIdentNode("read"))
for state in states:
generateInStmt.add state
generateOutStmt.add:
case state.strVal:
of "input": newIdentNode("output")
of "output": newIdentNode("input")
of "pullup": newIdentNode("normal")
of "normal": newIdentNode("pullup")
of "high": newIdentNode("low")
of "low": newIdentNode("high")
else: newIdentNode("error")
result = quote do:
type `iterVarType` = int
for i in 0..`pins`.high:
let `iterVar` = `iterVarType`(i)
template readPin(_: `iterVarType`): untyped {.used.} =
`generateReadStmt`
`generateInStmt`
`body`
`generateOutStmt`
#echo result.repr
proc delayMs*(ms: cdouble) {.importc: "_delay_ms", header: "<avr/delay.h>".}
proc delayUs*(ms: cdouble) {.importc: "_delay_us", header: "<avr/delay.h>".}
proc delayLoop*(its: uint8) {.importc: "_delay_loop_1", header: "<util/delay_basic.h>".}
proc delayLoop*(its: uint16) {.importc: "_delay_loop_2", header: "<util/delay_basic.h>".}
proc millis*(): culong {.importc, nodecl.}
template expandFlags(flags: untyped): untyped =
var flagCollection {.inject.} = newLit(0'u8)
for flag in flags:
flagCollection = nnkInfix.newTree(newIdentNode("or"),
flagCollection, nnkInfix.newTree(newIdentNode("shl"), newLit(1'u8), flag))
#echo flagCollection.repr
macro check*(x: uint8, flags: varargs[untyped]): untyped =
expandFlags(flags)
quote do:
(`x` and (`flagCollection`)) != 0
macro set*(x: uint8, flags: varargs[untyped]): untyped =
expandFlags(flags)
quote do:
`x` = `flagCollection`
macro unset*(x: uint8, flags: varargs[untyped]): untyped =
expandFlags(flags)
quote do:
`x` = not `flagCollection`