-
Notifications
You must be signed in to change notification settings - Fork 647
/
Bku.scala
363 lines (298 loc) · 12.2 KB
/
Bku.scala
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
/***************************************************************************************
* Copyright (c) 2020-2021 Institute of Computing Technology, Chinese Academy of Sciences
* Copyright (c) 2020-2021 Peng Cheng Laboratory
*
* XiangShan is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
* http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/
package xiangshan.backend.fu
import org.chipsalliance.cde.config.Parameters
import chisel3._
import chisel3.util._
import utility.{LookupTreeDefault, ParallelMux, ParallelXOR, SignExt, ZeroExt}
import utility.{XSDebug, XSError}
import xiangshan._
import xiangshan.backend.fu.util._
class CountModule(implicit p: Parameters) extends XSModule {
val io = IO(new Bundle() {
val src = Input(UInt(XLEN.W))
val func = Input(UInt())
val regEnable = Input(Bool())
val out = Output(UInt(XLEN.W))
})
def encode(bits: UInt): UInt = {
LookupTreeDefault(bits, 0.U, List(0.U -> 2.U(2.W), 1.U -> 1.U(2.W)))
}
def clzi(msb: Int, left: UInt, right: UInt): UInt = {
Mux(left(msb),
Cat(left(msb) && right(msb), !right(msb), if(msb==1)right(0) else right(msb-1, 0)),
left)
}
// stage 0
val c0 = Wire(Vec(32, UInt(2.W)))
val c1 = Wire(Vec(16, UInt(3.W)))
val countSrc = Mux(io.func(1), Reverse(io.src), io.src)
for(i <- 0 until 32){ c0(i) := encode(countSrc(2*i+1, 2*i)) }
for(i <- 0 until 16){ c1(i) := clzi(1, c0(i*2+1), c0(i*2)) }
// pipeline registers
val funcReg = RegEnable(io.func, io.regEnable)
val c2 = Reg(Vec(8, UInt(4.W)))
val cpopTmp = Reg(Vec(4, UInt(5.W)))
when (io.regEnable) {
for (i <- 0 until 8) {
c2(i) := clzi(2, c1(i*2+1), c1(i*2))
}
for (i <- 0 until 4) {
cpopTmp(i) := PopCount(io.src(i*16+15, i*16))
}
}
// stage 1
val c3 = Wire(Vec(4, UInt(5.W)))
val c4 = Wire(Vec(2, UInt(6.W)))
for(i <- 0 until 4){ c3(i) := clzi(3, c2(i*2+1), c2(i*2)) }
for(i <- 0 until 2){ c4(i) := clzi(4, c3(i*2+1), c3(i*2)) }
val zeroRes = clzi(5, c4(1), c4(0))
val zeroWRes = Mux(funcReg(1), c4(1), c4(0))
val cpopLo32 = cpopTmp(0) +& cpopTmp(1)
val cpopHi32 = cpopTmp(2) +& cpopTmp(3)
val cpopRes = cpopLo32 +& cpopHi32
val cpopWRes = cpopLo32
io.out := Mux(funcReg(2), Mux(funcReg(0), cpopWRes, cpopRes), Mux(funcReg(0), zeroWRes, zeroRes))
}
class ClmulModule(implicit p: Parameters) extends XSModule {
val io = IO(new Bundle() {
val src = Vec(2, Input(UInt(XLEN.W)))
val func = Input(UInt())
val regEnable = Input(Bool())
val out = Output(UInt(XLEN.W))
})
// stage 0
val (src1, src2) = (io.src(0), io.src(1))
val mul0 = Wire(Vec(64, UInt(128.W)))
val mul1 = Wire(Vec(32, UInt(128.W)))
val mul2 = Wire(Vec(16, UInt(128.W)))
(0 until XLEN) map { i =>
mul0(i) := Mux(src1(i), if(i==0) src2 else Cat(src2, 0.U(i.W)), 0.U)
}
(0 until 32) map { i => mul1(i) := mul0(i*2) ^ mul0(i*2+1)}
(0 until 16) map { i => mul2(i) := mul1(i*2) ^ mul1(i*2+1)}
// pipeline registers
val funcReg = RegEnable(io.func, io.regEnable)
val mul3 = Reg(Vec(8, UInt(128.W)))
when (io.regEnable) {
(0 until 8) map { i => mul3(i) := mul2(i*2) ^ mul2(i*2+1)}
}
// stage 1
val res = ParallelXOR(mul3)
val clmul = res(63,0)
val clmulh = res(127,64)
val clmulr = res(126,63)
io.out := LookupTreeDefault(funcReg, clmul, List(
BKUOpType.clmul -> clmul,
BKUOpType.clmulh -> clmulh,
BKUOpType.clmulr -> clmulr
))
}
class MiscModule(implicit p: Parameters) extends XSModule {
val io = IO(new Bundle() {
val src = Vec(2, Input(UInt(XLEN.W)))
val func = Input(UInt())
val regEnable = Input(Bool())
val out = Output(UInt(XLEN.W))
})
val (src1, src2) = (io.src(0), io.src(1))
def xpermLUT(table: UInt, idx: UInt, width: Int) : UInt = {
// ParallelMux((0 until XLEN/width).map( i => i.U -> table(i)).map( x => (x._1 === idx, x._2)))
LookupTreeDefault(idx, 0.U(width.W), (0 until XLEN/width).map( i => i.U -> table(i*width+width-1, i*width)))
}
val xpermnVec = Wire(Vec(16, UInt(4.W)))
(0 until 16).map( i => xpermnVec(i) := xpermLUT(src1, src2(i*4+3, i*4), 4))
val xpermn = Cat(xpermnVec.reverse)
val xpermbVec = Wire(Vec(8, UInt(8.W)))
(0 until 8).map( i => xpermbVec(i) := Mux(src2(i*8+7, i*8+3).orR, 0.U, xpermLUT(src1, src2(i*8+2, i*8), 8)))
val xpermb = Cat(xpermbVec.reverse)
io.out := RegEnable(Mux(io.func(0), xpermb, xpermn), io.regEnable)
}
class HashModule(implicit p: Parameters) extends XSModule {
val io = IO(new Bundle() {
val src = Input(UInt(XLEN.W))
val func = Input(UInt())
val regEnable = Input(Bool())
val out = Output(UInt(XLEN.W))
})
val src1 = io.src
val sha256sum0 = ROR32(src1, 2) ^ ROR32(src1, 13) ^ ROR32(src1, 22)
val sha256sum1 = ROR32(src1, 6) ^ ROR32(src1, 11) ^ ROR32(src1, 25)
val sha256sig0 = ROR32(src1, 7) ^ ROR32(src1, 18) ^ SHR32(src1, 3)
val sha256sig1 = ROR32(src1, 17) ^ ROR32(src1, 19) ^ SHR32(src1, 10)
val sha512sum0 = ROR64(src1, 28) ^ ROR64(src1, 34) ^ ROR64(src1, 39)
val sha512sum1 = ROR64(src1, 14) ^ ROR64(src1, 18) ^ ROR64(src1, 41)
val sha512sig0 = ROR64(src1, 1) ^ ROR64(src1, 8) ^ SHR64(src1, 7)
val sha512sig1 = ROR64(src1, 19) ^ ROR64(src1, 61) ^ SHR64(src1, 6)
val sm3p0 = ROR32(src1, 23) ^ ROR32(src1, 15) ^ src1
val sm3p1 = ROR32(src1, 9) ^ ROR32(src1, 17) ^ src1
val shaSource = VecInit(Seq(
SignExt(sha256sum0(31,0), XLEN),
SignExt(sha256sum1(31,0), XLEN),
SignExt(sha256sig0(31,0), XLEN),
SignExt(sha256sig1(31,0), XLEN),
sha512sum0,
sha512sum1,
sha512sig0,
sha512sig1
))
val sha = shaSource(io.func(2,0))
val sm3 = Mux(io.func(0), SignExt(sm3p1(31,0), XLEN), SignExt(sm3p0(31,0), XLEN))
io.out := RegEnable(Mux(io.func(3), sm3, sha), io.regEnable)
}
class BlockCipherModule(implicit p: Parameters) extends XSModule {
val io = IO(new Bundle() {
val src = Vec(2, Input(UInt(XLEN.W)))
val func = Input(UInt())
val regEnable = Input(Bool())
val out = Output(UInt(XLEN.W))
})
val (src1, src2, func, funcReg) = (io.src(0), io.src(1), io.func, RegEnable(io.func, io.regEnable))
val src1Bytes = VecInit((0 until 8).map(i => src1(i*8+7, i*8)))
val src2Bytes = VecInit((0 until 8).map(i => src2(i*8+7, i*8)))
// AES
val aesSboxIn = ForwardShiftRows(src1Bytes, src2Bytes)
val aesSboxMid = Reg(Vec(8, Vec(18, Bool())))
val aesSboxOut = Wire(Vec(8, UInt(8.W)))
val iaesSboxIn = InverseShiftRows(src1Bytes, src2Bytes)
val iaesSboxMid = Reg(Vec(8, Vec(18, Bool())))
val iaesSboxOut = Wire(Vec(8, UInt(8.W)))
aesSboxOut.zip(aesSboxMid).zip(aesSboxIn)foreach { case ((out, mid), in) =>
when (io.regEnable) {
mid := SboxInv(SboxAesTop(in))
}
out := SboxAesOut(mid)
}
iaesSboxOut.zip(iaesSboxMid).zip(iaesSboxIn)foreach { case ((out, mid), in) =>
when (io.regEnable) {
mid := SboxInv(SboxIaesTop(in))
}
out := SboxIaesOut(mid)
}
val aes64es = aesSboxOut.asUInt
val aes64ds = iaesSboxOut.asUInt
val imMinIn = RegEnable(src1Bytes, io.regEnable)
val aes64esm = Cat(MixFwd(Seq(aesSboxOut(4), aesSboxOut(5), aesSboxOut(6), aesSboxOut(7))),
MixFwd(Seq(aesSboxOut(0), aesSboxOut(1), aesSboxOut(2), aesSboxOut(3))))
val aes64dsm = Cat(MixInv(Seq(iaesSboxOut(4), iaesSboxOut(5), iaesSboxOut(6), iaesSboxOut(7))),
MixInv(Seq(iaesSboxOut(0), iaesSboxOut(1), iaesSboxOut(2), iaesSboxOut(3))))
val aes64im = Cat(MixInv(Seq(imMinIn(4), imMinIn(5), imMinIn(6), imMinIn(7))),
MixInv(Seq(imMinIn(0), imMinIn(1), imMinIn(2), imMinIn(3))))
val rcon = WireInit(VecInit(Seq("h01".U, "h02".U, "h04".U, "h08".U,
"h10".U, "h20".U, "h40".U, "h80".U,
"h1b".U, "h36".U, "h00".U)))
val ksSboxIn = Wire(Vec(4, UInt(8.W)))
val ksSboxTop = Reg(Vec(4, Vec(21, Bool())))
val ksSboxOut = Wire(Vec(4, UInt(8.W)))
ksSboxIn(0) := Mux(src2(3,0) === "ha".U, src1Bytes(4), src1Bytes(5))
ksSboxIn(1) := Mux(src2(3,0) === "ha".U, src1Bytes(5), src1Bytes(6))
ksSboxIn(2) := Mux(src2(3,0) === "ha".U, src1Bytes(6), src1Bytes(7))
ksSboxIn(3) := Mux(src2(3,0) === "ha".U, src1Bytes(7), src1Bytes(4))
ksSboxOut.zip(ksSboxTop).zip(ksSboxIn).foreach{ case ((out, top), in) =>
when (io.regEnable) {
top := SboxAesTop(in)
}
out := SboxAesOut(SboxInv(top))
}
val ks1Idx = RegEnable(src2(3,0), io.regEnable)
val aes64ks1i = Cat(ksSboxOut.asUInt ^ rcon(ks1Idx), ksSboxOut.asUInt ^ rcon(ks1Idx))
val aes64ks2Temp = src1(63,32) ^ src2(31,0)
val aes64ks2 = RegEnable(Cat(aes64ks2Temp ^ src2(63,32), aes64ks2Temp), io.regEnable)
val aesResult = LookupTreeDefault(funcReg, aes64es, List(
BKUOpType.aes64es -> aes64es,
BKUOpType.aes64esm -> aes64esm,
BKUOpType.aes64ds -> aes64ds,
BKUOpType.aes64dsm -> aes64dsm,
BKUOpType.aes64im -> aes64im,
BKUOpType.aes64ks1i -> aes64ks1i,
BKUOpType.aes64ks2 -> aes64ks2
))
// SM4
val sm4SboxIn = src2Bytes(func(1,0))
val sm4SboxTop = Reg(Vec(21, Bool()))
when (io.regEnable) {
sm4SboxTop := SboxSm4Top(sm4SboxIn)
}
val sm4SboxOut = SboxSm4Out(SboxInv(sm4SboxTop))
val sm4ed = sm4SboxOut ^ (sm4SboxOut<<8) ^ (sm4SboxOut<<2) ^ (sm4SboxOut<<18) ^ ((sm4SboxOut&"h3f".U)<<26) ^ ((sm4SboxOut&"hc0".U)<<10)
val sm4ks = sm4SboxOut ^ ((sm4SboxOut&"h07".U)<<29) ^ ((sm4SboxOut&"hfe".U)<<7) ^ ((sm4SboxOut&"h01".U)<<23) ^ ((sm4SboxOut&"hf8".U)<<13)
val sm4Source = VecInit(Seq(
sm4ed(31,0),
Cat(sm4ed(23,0), sm4ed(31,24)),
Cat(sm4ed(15,0), sm4ed(31,16)),
Cat(sm4ed( 7,0), sm4ed(31,8)),
sm4ks(31,0),
Cat(sm4ks(23,0), sm4ks(31,24)),
Cat(sm4ks(15,0), sm4ks(31,16)),
Cat(sm4ks( 7,0), sm4ks(31,8))
))
val sm4Result = SignExt((sm4Source(funcReg(2,0)) ^ RegEnable(src1(31,0), io.regEnable))(31,0), XLEN)
io.out := Mux(funcReg(3), sm4Result, aesResult)
}
class CryptoModule(implicit p: Parameters) extends XSModule {
val io = IO(new Bundle() {
val src = Vec(2, Input(UInt(XLEN.W)))
val func = Input(UInt())
val regEnable = Input(Bool())
val out = Output(UInt(XLEN.W))
})
val (src1, src2, func) = (io.src(0), io.src(1), io.func)
val funcReg = RegEnable(func, io.regEnable)
val hashModule = Module(new HashModule)
hashModule.io.src := src1
hashModule.io.func := func
hashModule.io.regEnable := io.regEnable
val blockCipherModule = Module(new BlockCipherModule)
blockCipherModule.io.src(0) := src1
blockCipherModule.io.src(1) := src2
blockCipherModule.io.func := func
blockCipherModule.io.regEnable := io.regEnable
io.out := Mux(funcReg(4), hashModule.io.out, blockCipherModule.io.out)
}
class Bku(cfg: FuConfig)(implicit p: Parameters) extends FuncUnit(cfg) with HasPipelineReg {
override def latency = 2
val (src1, src2, func) = (
io.in.bits.data.src(0),
io.in.bits.data.src(1),
io.in.bits.ctrl.fuOpType
)
val countModule = Module(new CountModule)
countModule.io.src := src1
countModule.io.func := func
countModule.io.regEnable := regEnable(1)
val clmulModule = Module(new ClmulModule)
clmulModule.io.src(0) := src1
clmulModule.io.src(1) := src2
clmulModule.io.func := func
clmulModule.io.regEnable := regEnable(1)
val miscModule = Module(new MiscModule)
miscModule.io.src(0) := src1
miscModule.io.src(1) := src2
miscModule.io.func := func
miscModule.io.regEnable := regEnable(1)
val cryptoModule = Module(new CryptoModule)
cryptoModule.io.src(0) := src1
cryptoModule.io.src(1) := src2
cryptoModule.io.func := func
cryptoModule.io.regEnable := regEnable(1)
// CountModule, ClmulModule, MiscModule, and CryptoModule have a latency of 1 cycle
val funcReg = RegEnable(func, io.in.fire)
val result = Mux(funcReg(5), cryptoModule.io.out,
Mux(funcReg(3), countModule.io.out,
Mux(funcReg(2),miscModule.io.out, clmulModule.io.out)))
io.out.bits.res.data := RegEnable(result, regEnable(2))
// connectNonPipedCtrlSingal
}