idea: do VHDL-Verilog one file at a time #220
suarezvictor
started this conversation in
General
Replies: 0 comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
-
avoiding the big hiearchy so less pressure on ghdl plugin
Beta Was this translation helpful? Give feedback.
All reactions