-
Notifications
You must be signed in to change notification settings - Fork 4
/
Copy pathcy_capsense_sm_base_full_wave_lp.h
1711 lines (1511 loc) · 118 KB
/
cy_capsense_sm_base_full_wave_lp.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/***************************************************************************//**
* \file cy_capsense_sm_base_full_wave_lp.h
* \version 6.10.0
*
* \brief
* This file lists a set of macros for each register bit-field for the specified
* sensing method.
*
********************************************************************************
* \copyright
* Copyright 2020-2025, Cypress Semiconductor Corporation (an Infineon company)
* or an affiliate of Cypress Semiconductor Corporation. All rights reserved.
* You may use this file only in accordance with the license, terms, conditions,
* disclaimers, and limitations in the end user license agreement accompanying
* the software package with which this file was provided.
*******************************************************************************/
#if !defined(CY_CAPSENSE_SM_BASE_FULL_WAVE_LP_H)
#define CY_CAPSENSE_SM_BASE_FULL_WAVE_LP_H
#if defined(CY_IP_M0S8MSCV3LP)
#if defined(__cplusplus)
extern "C" {
#endif
/*******************************************************************************
* \note ref 367676
*******************************************************************************/
/*******************************************************************************
* Base HW block configuration
*******************************************************************************/
/* CTL: Configuration and Control */
#define CY_CAPSENSE_SM_REG_CTL_FLD_SENSE_EN (0x1uL)
#define CY_CAPSENSE_SM_REG_CTL_FLD_MSCCMP_EN (0x1uL)
#define CY_CAPSENSE_SM_REG_CTL_FLD_CLK_SYNC_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_CTL_FLD_EXT_FRAME_START_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_CTL_FLD_CFG_OFFSET (0x0uL)
#define CY_CAPSENSE_SM_REG_CTL_FLD_OPERATING_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_CTL_FLD_BUF_MODE (0x1uL)
#define CY_CAPSENSE_SM_REG_CTL_FLD_CLK_MSC_RATIO (0x0uL)
#define CY_CAPSENSE_SM_REG_CTL_FLD_DEBUG_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_CTL_FLD_ENABLED (0x0uL)
/* SCAN_CTL1: Scan Control 1 */
#define CY_CAPSENSE_SM_REG_SCAN_CTL1_FLD_NUM_AUTO_RESAMPLE (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL1_FLD_RESCAN_DEBUG_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL1_FLD_NUM_SAMPLES (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL1_FLD_RAW_COUNT_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL1_FLD_DEBUG_CONV_PH_SEL (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL1_FLD_FRAME_RES_START_ADDR (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL1_FLD_RC_STORE_EN (0x1uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL1_FLD_RC_STORE_MODE (0x0uL)
/* SCAN_CTL2: Scan Control 2 */
#define CY_CAPSENSE_SM_REG_SCAN_CTL2_FLD_NUM_EPI_KREF_DELAY_PRS (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL2_FLD_NUM_EPI_KREF_DELAY (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL2_FLD_CHOP_POL (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL2_FLD_CHOP_EVEN_HOLD_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL2_FLD_FRAME_CFG_START_ADDR (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL2_FLD_EXT_REF_CLK_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_SCAN_CTL2_FLD_INFINITE_SCAN_MODE (0x0uL)
/* INIT_CTL1: Initialization Control 1 */
#define CY_CAPSENSE_SM_REG_INIT_CTL1_FLD_NUM_INIT_CMOD_12_RAIL_CYCLES (0x0uL)
#define CY_CAPSENSE_SM_REG_INIT_CTL1_FLD_NUM_INIT_CMOD_12_SHORT_CYCLES (0x0uL)
#define CY_CAPSENSE_SM_REG_INIT_CTL1_FLD_PER_SAMPLE (0x0uL)
/* INIT_CTL3: Initialization Control 3 */
#define CY_CAPSENSE_SM_REG_INIT_CTL3_FLD_NUM_PRO_OFFSET_CYCLES (0x31uL)
#define CY_CAPSENSE_SM_REG_INIT_CTL3_FLD_NUM_PRO_OFFSET_TRIPS (0x0uL)
#define CY_CAPSENSE_SM_REG_INIT_CTL3_FLD_CMOD_SEL (0x0uL)
#define CY_CAPSENSE_SM_REG_INIT_CTL3_FLD_INIT_MODE (0x0uL)
/* INIT_CTL4: Initialization Control 4 */
#define CY_CAPSENSE_SM_REG_INIT_CTL4_FLD_NUM_PRO_DUMMY_SUB_CONVS (0x0uL)
#define CY_CAPSENSE_SM_REG_INIT_CTL4_FLD_NUM_PRO_WAIT_KREF_DELAY_PRS (0x0uL)
#define CY_CAPSENSE_SM_REG_INIT_CTL4_FLD_NUM_PRO_WAIT_KREF_DELAY (0x0uL)
#define CY_CAPSENSE_SM_REG_INIT_CTL4_FLD_PRO_BYPASS (0x0uL)
/* SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_SENSE_DUTY_CTL_FLD_PHASE_WIDTH (0x0uL)
#define CY_CAPSENSE_SM_REG_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_CYCLES (0x1uL)
#define CY_CAPSENSE_SM_REG_SENSE_DUTY_CTL_FLD_PHASE_WIDTH_SEL (0x0uL)
/* SENSE_PERIOD_CTL: Sense Clock Period Control */
#define CY_CAPSENSE_SM_REG_SENSE_PERIOD_CTL_FLD_LFSR_POLY (0x0uL)
#define CY_CAPSENSE_SM_REG_SENSE_PERIOD_CTL_FLD_LFSR_SCALE (0x0uL)
/* FILTER_CTL: Filter Control */
#define CY_CAPSENSE_SM_REG_FILTER_CTL_FLD_BIT_FORMAT (0x0uL)
#define CY_CAPSENSE_SM_REG_FILTER_CTL_FLD_FILTER_MODE (0x0uL)
/* CCOMP_CDAC_CTL: Compensation CAPDAC Control */
#define CY_CAPSENSE_SM_REG_CCOMP_CDAC_CTL_FLD_SEL_CO_PRO_OFFSET (0xFuL)
#define CY_CAPSENSE_SM_REG_CCOMP_CDAC_CTL_FLD_COMP_BLANKING_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_CCOMP_CDAC_CTL_FLD_EPILOGUE_EN (0x0uL)
/* DITHER_CDAC_CTL: Flatspot/Dither CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_DITHER_CDAC_CTL_FLD_SEL_FL (0x0uL)
#define CY_CAPSENSE_SM_REG_DITHER_CDAC_CTL_FLD_LFSR_POLY_FL (0x0uL)
/* MSCCMP_CTL: MSC Comparator Control */
#define CY_CAPSENSE_SM_REG_MSCCMP_CTL_FLD_PWR (0x1uL)
#define CY_CAPSENSE_SM_REG_MSCCMP_CTL_FLD_FILT (0x1uL)
/* AOS_CTL: Always On Scanning Control */
#define CY_CAPSENSE_SM_REG_AOS_CTL_FLD_WAKEUP_TIMER (0x0uL)
#define CY_CAPSENSE_SM_REG_AOS_CTL_FLD_FR_TIMEOUT_INTERVAL (0x0uL)
#define CY_CAPSENSE_SM_REG_AOS_CTL_FLD_STOP_ON_SD (0x0uL)
#define CY_CAPSENSE_SM_REG_AOS_CTL_FLD_MRSS_PWR_CYCLE_EN (0x0uL)
/* CE_CTL: Channel Engine Control */
#define CY_CAPSENSE_SM_REG_CE_CTL_FLD_RCF_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_CE_CTL_FLD_BLSD_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_CE_CTL_FLD_CE_TEST_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_CE_CTL_FLD_ENABLED (0x0uL)
/* PUMP_CTL: Local MRSS Pump Control */
#define CY_CAPSENSE_SM_REG_PUMP_CTL_FLD_PUMP_MODE (0x0uL)
/* IMO_CTL: Local MRSS IMO Control */
#define CY_CAPSENSE_SM_REG_IMO_CTL_FLD_FREQ (0x0uL)
#define CY_CAPSENSE_SM_REG_IMO_CTL_FLD_CLOCK_SYNC_DIV (0x0uL)
#define CY_CAPSENSE_SM_REG_IMO_CTL_FLD_CLOCK_MSC_DIV (0x0uL)
/* INTR: MSCv3 Interrupt Cause Register */
#define CY_CAPSENSE_SM_REG_INTR_FLD_SUB_SAMPLE (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_FLD_SAMPLE (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_FLD_SCAN (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_FLD_INIT (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_FLD_FRAME (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_FLD_CIC2_ERROR (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_FLD_CONFIG_REQ (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_FLD_FIFO_UNDERFLOW (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_FLD_FIFO_OVERFLOW (0x0uL)
/* INTR_SET: MSCv3 Interrupt Set Register */
#define CY_CAPSENSE_SM_REG_INTR_SET_FLD_SUB_SAMPLE (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_SET_FLD_SAMPLE (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_SET_FLD_SCAN (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_SET_FLD_INIT (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_SET_FLD_FRAME (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_SET_FLD_CIC2_ERROR (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_SET_FLD_CONFIG_REQ (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_SET_FLD_FIFO_UNDERFLOW (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_SET_FLD_FIFO_OVERFLOW (0x0uL)
/* INTR_LP: Low Power Interrupt Cause Register */
#define CY_CAPSENSE_SM_REG_INTR_LP_FLD_SIG_DET (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_LP_FLD_FR_TIMEOUT (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_LP_FLD_FRAME (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_LP_FLD_CE_DONE (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_LP_FLD_IMO_UP (0x0uL)
/* INTR_LP_SET: Low Power Interrupt Set Register */
#define CY_CAPSENSE_SM_REG_INTR_LP_SET_FLD_SIG_DET (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_LP_SET_FLD_FR_TIMEOUT (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_LP_SET_FLD_FRAME (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_LP_SET_FLD_CE_DONE (0x0uL)
#define CY_CAPSENSE_SM_REG_INTR_LP_SET_FLD_IMO_UP (0x0uL)
/* WAKEUP_CMD: Wakeup Command Register */
#define CY_CAPSENSE_SM_REG_WAKEUP_CMD_FLD_START_FRAME_AOS (0x0uL)
/* MRSS_CMD: MRSS Command Register */
#define CY_CAPSENSE_SM_REG_MRSS_CMD_FLD_MRSS_START (0x0uL)
#define CY_CAPSENSE_SM_REG_MRSS_CMD_FLD_MRSS_STOP (0x0uL)
#define CY_CAPSENSE_SM_REG_MRSS_CMD_FLD_MRSS_PUMP_STOP (0x0uL)
/* SW_SEL_GPIO: GPIO Switch Control */
#define CY_CAPSENSE_SM_REG_SW_SEL_GPIO_FLD_SW_CSD_SENSE (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_GPIO_FLD_SW_CSD_SHIELD (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_GPIO_FLD_SW_CSD_MUTUAL (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_GPIO_FLD_SW_CSD_POLARITY (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_GPIO_FLD_SW_CSD_CHARGE (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_GPIO_FLD_SW_DSI_CMOD (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_GPIO_FLD_SW_DSI_CSH_TANK (0x0uL)
/* SW_SEL_CDAC_RE: Reference CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_RE_FLD_SW_RETCC (0x3uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_RE_FLD_SW_RECD (0x2uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_RE_FLD_SW_RETV (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_RE_FLD_SW_RETG (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_RE_FLD_SW_REBV (0x2uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_RE_FLD_SW_REBG (0x3uL)
/* SW_SEL_CDAC_CO: Compensation CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CO_FLD_SW_COTCA (0x3uL)
#define CY_CAPSENSE_SM_MPSC_REG_SW_SEL_CDAC_CO_FLD_SW_COTCA (0x2uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CO_FLD_SW_COCB (0x2uL)
#define CY_CAPSENSE_SM_MPSC_REG_SW_SEL_CDAC_CO_FLD_SW_COCB (0x3uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CO_FLD_SW_COTV (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CO_FLD_SW_COTG (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CO_FLD_SW_COBV (0x2uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CO_FLD_SW_COBG (0x3uL)
/* SW_SEL_CDAC_CF: Fine CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CF_FLD_SW_CFTCA (0x3uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CF_FLD_SW_CFTCB (0x2uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CF_FLD_SW_CFTV (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CF_FLD_SW_CFTG (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CF_FLD_SW_CFBV (0x2uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_CDAC_CF_FLD_SW_CFBG (0x3uL)
/* SW_SEL_BGR: Bandgap Reference Switch Control */
#define CY_CAPSENSE_SM_REG_SW_SEL_BGR_FLD_SW_BGRCM (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_BGR_FLD_SW_IGMA (0x0uL)
#define CY_CAPSENSE_SM_REG_SW_SEL_BGR_FLD_SW_BGRMA (0x0uL)
/* CSW_CTL_LO: CapSense Sensor Switch Control Low */
#define CY_CAPSENSE_SM_REG_CSW_CTL_LO_FLD_CSW_FUNC_MODE (0x0uL)
/* CSW_CTL_HI: CapSense Sensor Switch Control High */
#define CY_CAPSENSE_SM_REG_CSW_CTL_HI_FLD_CSW_FUNC_MODE (0x0uL)
/* DFT_CTL Register: DFT control register */
#define CY_CAPSENSE_SM_REG_DFT_CTL_FLD_DDFT_SEL (0x0uL)
/*******************************************************************************
* Use default trim bits from SFLASH. Do not override trim registers
*******************************************************************************/
/* TRIM_CTL: Trim Control */
#define CY_CAPSENSE_SM_REG_TRIM_CTL_FLD_TRIM_IN (0x0uL)
#define CY_CAPSENSE_SM_REG_TRIM_CTL_FLD_TRIM_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_TRIM_CTL_FLD_TRIM_POLARITY (0x0uL)
/* CLK_IMO_TRIM1: Local IMO Trim Register 1 */
#define CY_CAPSENSE_SM_REG_CLK_IMO_TRIM1_FLD_OFFSET (0x0uL)
/* CLK_IMO_TRIM2: Local IMO Trim Register 2 */
#define CY_CAPSENSE_SM_REG_CLK_IMO_TRIM2_FLD_FSOFFSET (0x0uL)
/* CLK_IMO_TRIM3: Local IMO Trim Register 3 */
#define CY_CAPSENSE_SM_REG_CLK_IMO_TRIM3_FLD_TCTRIM (0x0uL)
/* PWR_BG_TRIM1: Bandgap Trim Register 1 */
#define CY_CAPSENSE_SM_REG_PWR_BG_TRIM1_FLD_REF_VTRIM (0x0uL)
/* PWR_BG_TRIM2: Bandgap Trim Register 2 */
#define CY_CAPSENSE_SM_REG_PWR_BG_TRIM2_FLD_REF_ITRIM (0x0uL)
/* PWR_BG_TRIM3: Bandgap Trim Register 3 */
#define CY_CAPSENSE_SM_REG_PWR_BG_TRIM3_FLD_REF_TCTRIM (0x0uL)
/*******************************************************************************
* Sensor HW configuration
*******************************************************************************/
/* SNS_SNS_LP_AOS_SNS_CTL0: LP-AoS Sensor Control 0 */
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL0_FLD_RC_COEFF (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL0_FLD_BL_COEFF_SLOW (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL0_FLD_BL_COEFF_FAST (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL0_FLD_LOW_BL_RESET (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL0_FLD_BL_UPDATE_DELAY (0x0uL)
/* SNS_SNS_LP_AOS_SNS_CTL1: LP-AoS Sensor Control 1 */
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL1_FLD_NOISE_THR (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL1_FLD_NOISE_THR_NEG (0x0uL)
/* SNS_SNS_LP_AOS_SNS_CTL2: LP-AoS Sensor Control 2 */
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL2_FLD_SIGNAL_THR (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL2_FLD_DEBOUNCE_THRESHOLD (0x3uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL2_FLD_SIGNAL_TYPE (0x0uL)
/* SNS_SNS_LP_AOS_SNS_CTL3: LP-AoS Sensor Control 3 */
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL3_FLD_SNS_FRC_SCALED (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL3_FLD_BL_UPDATE_TMR (0x10uL)
/* SNS_SNS_LP_AOS_SNS_CTL4: LP-AoS Sensor Control 4 */
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL4_FLD_SNS_BL (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL4_FLD_BL_RESET_TMR (0x30uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_LP_AOS_SNS_CTL4_FLD_SIG_DEBOUNCE_TMR (0x3uL)
/* SNS_SNS_SCAN_CTL: Sensor Scan Control */
#define CY_CAPSENSE_SM_REG_SNS_SNS_SCAN_CTL_FLD_NUM_SUB_CONVS (0x1uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_SCAN_CTL_FLD_COMP_DIV (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_SCAN_CTL_FLD_NUM_CONV (0x1uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_SCAN_CTL_FLD_INIT_BYPASS (0x0uL)
/* SNS_SNS_CDAC_CTL: Sensor CAPDAC Control */
#define CY_CAPSENSE_SM_REG_SNS_SNS_CDAC_CTL_FLD_SEL_RE (0x3euL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CDAC_CTL_FLD_SEL_CO (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CDAC_CTL_FLD_SEL_CF (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CDAC_CTL_FLD_FINE_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CDAC_CTL_FLD_CLOCK_REF_RATE (0x1uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CDAC_CTL_FLD_FL_MODE (0x1uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CDAC_CTL_FLD_COMP_BLANKING_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CDAC_CTL_FLD_LFSR_SCALE_FL (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CDAC_CTL_FLD_LFSR_SCALE_TYPE_FL (0x0uL)
/* SNS_SNS_CTL: Sense Control and Command Register */
#define CY_CAPSENSE_SM_REG_SNS_SNS_CTL_FLD_START_SCAN (0x1uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CTL_FLD_VALID (0x1uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CTL_FLD_LAST (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CTL_FLD_MULTI_CH_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CTL_FLD_SENSE_MODE_SEL (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CTL_FLD_DECIM_RATE (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CTL_FLD_SENSE_DIV (0x2FuL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CTL_FLD_LFSR_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_SNS_CTL_FLD_LFSR_BITS (0x0uL)
/* SNS_FRAME_CMD: Frame Command Register */
#define CY_CAPSENSE_SM_REG_SNS_FRAME_CMD_FLD_START_FRAME (0x0uL)
/* SNS_CE_CMD: Channel Engine Command */
#define CY_CAPSENSE_SM_REG_SNS_CE_CMD_FLD_TEST_RAW_COUNT (0x0uL)
#define CY_CAPSENSE_SM_REG_SNS_CE_CMD_FLD_CE_START (0x0uL)
/* SNS_FIFO_CMD: FIFO Command */
#define CY_CAPSENSE_SM_REG_SNS_FIFO_CMD_FLD_FIFO_RESET (0x0uL)
/* SNS_CE_INIT_CTL: Channel Engine Initialization Control */
#define CY_CAPSENSE_SM_REG_SNS_CE_INIT_CTL_FLD_SENSOR_INIT (0x0uL)
/*******************************************************************************
* Sensing method specific registers called MODE.
* They corresponds to MODE_STRUCTLP tab.
* Consists 7 registers per each supported mode:
* * MODE0: CSD RM
* * MODE1: CSX RM
* * MODE2: ISX RM (external VDDA/2)
* * MODE3: CSD RM with CapDAC dithering
* * MODE4: CSX RM with CapDAC dithering
* * MODE5: ISX RM with CapDAC dithering (external VDDA/2)
* * MODE6: CSD RM + ACTIVE SHIELD
* * MODE7: CSD RM with CapDAC dithering + ACTIVE SHIELD
* * MODE8: CSD RM + PASIVE SHIELD
* * MODE9: CSD RM with CapDAC dithering + PASIVE SHIELD
* * MODE10: CSD MPSC-C or CSD MPSC-D
* * MODE11: CSD MPSC-C or CSD MPSC-D with CapDAC dithering(Dithering only wrt CsP)
* * MODE12: CMOD/VDDA BIST Balancing Phase. Balancing to VDDA/2
* * MODE13: ISX RM (internal VDDA/2)
* * MODE14: ISX RM with CapDAC dithering (internal VDDA/2)
*******************************************************************************/
/********************************* CSD RM *************************************/
/* CSD RM - MODE0_SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL (0x0uL)
/* CSD RM - MODE0_SW_SEL_CDAC_FL: Flatspot/Dither CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLTCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLTV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLTG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLBV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CDAC_FL_FLD_SW_FLBG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE (0x0uL)
/* CSD RM - MODE0_SW_SEL_TOP: Top Level Switch Control */
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_CACB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_CACC (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_CBCD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_AYA_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_AYA_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_AYB_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_AYB_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_BYB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_BGRF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_RMF (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_TOP_FLD_MBF (0x0uL)
/* CSD RM - MODE0_SW_SEL_COMP: MSC Comparator Switch Control */
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CPCS1 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CPMA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CPCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CPCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CMCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CPF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CMCS2 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CMCS4 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CMV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CMG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_CMF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_COMP_FLD_HALF_WAVE_EN (0x0uL)
/* CSD RM - MODE0_SW_SEL_SH: Shielding Switch Control */
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_SH_FLD_SOMB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_SH_FLD_CBSO (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_SH_FLD_SPCS1 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_SH_FLD_SPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_SH_FLD_FSP (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_SH_FLD_BUF_SEL (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_SH_FLD_BUF_EN (0x1uL)
/* CSD RM - MODE0_SW_SEL_CMOD1: CMOD Switch Control 1 */
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD1_FLD_SW_AMUXA (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD1_FLD_SW_C1CA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD1_FLD_SW_C1CC (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD1_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD1_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD1_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD1_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD1_FLD_DDRV_EN (0x0uL)
/* CSD RM - MODE0_SW_SEL_CMOD2: CMOD Switch Control 2 */
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD2_FLD_SW_AMUXA (0x4uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD2_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD2_FLD_SW_C2CB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD2_FLD_SW_C2CD (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD2_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD2_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD2_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE0_SW_SEL_CMOD2_FLD_DDRV_EN (0x0uL)
/********************************* CSX RM *************************************/
/* CSX RM - MODE1_SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE1_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL (0x1uL)
/* CSX RM - MODE1_SW_SEL_CDAC_FL: Flatspot/Dither CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CDAC_FL_FLD_SW_FLTCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CDAC_FL_FLD_SW_FLCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CDAC_FL_FLD_SW_FLTV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CDAC_FL_FLD_SW_FLTG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CDAC_FL_FLD_SW_FLBV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CDAC_FL_FLD_SW_FLBG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE (0x0uL)
/* CSX RM - MODE1_SW_SEL_TOP: Top Level Switch Control */
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_CACB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_CACC (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_CBCD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_AYA_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_AYA_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_AYB_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_AYB_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_BYB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_BGRF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_RMF (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_TOP_FLD_MBF (0x0uL)
/* CSX RM - MODE1_SW_SEL_COMP: MSC Comparator Switch Control */
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CPCS1 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CPMA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CPCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CPCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CMCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CPF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CMCS2 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CMCS4 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CMV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CMG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_CMF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_COMP_FLD_HALF_WAVE_EN (0x0uL)
/* CSX RM - MODE1_SW_SEL_SH: Shielding Switch Control */
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_SH_FLD_SOMB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_SH_FLD_CBSO (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_SH_FLD_SPCS1 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_SH_FLD_SPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_SH_FLD_FSP (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_SH_FLD_BUF_SEL (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_SH_FLD_BUF_EN (0x1uL)
/* CSX RM - MODE1_SW_SEL_CMOD1: CMOD Switch Control 1 */
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD1_FLD_SW_AMUXA (0x2uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD1_FLD_SW_C1CA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD1_FLD_SW_C1CC (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD1_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD1_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD1_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD1_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD1_FLD_DDRV_EN (0x0uL)
/* CSX RM - MODE1_SW_SEL_CMOD2: CMOD Switch Control 2 */
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD2_FLD_SW_AMUXA (0x5uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD2_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD2_FLD_SW_C2CB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD2_FLD_SW_C2CD (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD2_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD2_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD2_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE1_SW_SEL_CMOD2_FLD_DDRV_EN (0x0uL)
/********************************* ISX RM (External VDDA/2) *******************/
/* ISX RM - MODE2_SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL (0x0uL)
/* ISX RM - MODE2_SW_SEL_CDAC_FL: Flatspot/Dither CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CDAC_FL_FLD_SW_FLTCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CDAC_FL_FLD_SW_FLCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CDAC_FL_FLD_SW_FLTV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CDAC_FL_FLD_SW_FLTG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CDAC_FL_FLD_SW_FLBV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CDAC_FL_FLD_SW_FLBG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE (0x0uL)
/* ISX RM - MODE2_SW_SEL_TOP: Top Level Switch Control */
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_CACB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_CACC (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_CBCD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_AYA_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_AYA_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_AYB_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_AYB_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_BYB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_BGRF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_RMF (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_TOP_FLD_MBF (0x0uL)
/* ISX RM - MODE2_SW_SEL_COMP: MSC Comparator Switch Control */
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CPCS1 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CPMA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CPCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CPCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CMCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CPF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CMCS2 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CMCS4 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CMV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CMG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_CMF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_COMP_FLD_HALF_WAVE_EN (0x0uL)
/* ISX RM - MODE2_SW_SEL_SH: Shielding Switch Control */
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_SH_FLD_SOMB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_SH_FLD_CBSO (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_SH_FLD_SPCS1 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_SH_FLD_SPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_SH_FLD_FSP (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_SH_FLD_BUF_SEL (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_SH_FLD_BUF_EN (0x1uL)
/* ISX RM - MODE2_SW_SEL_CMOD1: CMOD Switch Control 1 */
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD1_FLD_SW_AMUXA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD1_FLD_SW_C1CA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD1_FLD_SW_C1CC (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD1_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD1_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD1_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD1_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD1_FLD_DDRV_EN (0x0uL)
/* ISX RM - MODE2_SW_SEL_CMOD2: CMOD Switch Control 2 */
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD2_FLD_SW_AMUXA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD2_FLD_SW_AMUXB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD2_FLD_SW_C2CB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD2_FLD_SW_C2CD (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD2_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD2_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD2_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE2_SW_SEL_CMOD2_FLD_DDRV_EN (0x0uL)
/********************* CSD RM with CapDAC (With Dithering) ***************************/
/* CSD RM w/dither - MODE3_SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL (0x0uL)
/* CSD RM w/dither - MODE3_SW_SEL_CDAC_FL: Flatspot/Dither CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CDAC_FL_FLD_SW_FLTCA (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CDAC_FL_FLD_SW_FLCB (0x2uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CDAC_FL_FLD_SW_FLTV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CDAC_FL_FLD_SW_FLTG (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CDAC_FL_FLD_SW_FLBV (0x6uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CDAC_FL_FLD_SW_FLBG (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE (0x0uL)
/* CSD RM w/dither - MODE3_SW_SEL_TOP: Top Level Switch Control */
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_CACB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_CACC (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_CBCD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_AYA_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_AYA_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_AYB_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_AYB_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_BYB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_BGRF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_RMF (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_TOP_FLD_MBF (0x0uL)
/* CSD RM w/dither - MODE3_SW_SEL_COMP: MSC Comparator Switch Control */
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CPCS1 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CPMA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CPCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CPCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CMCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CPF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CMCS2 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CMCS4 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CMV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CMG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_CMF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_COMP_FLD_HALF_WAVE_EN (0x0uL)
/* CSD RM w/dither - MODE3_SW_SEL_SH: Shielding Switch Control */
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_SH_FLD_SOMB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_SH_FLD_CBSO (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_SH_FLD_SPCS1 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_SH_FLD_SPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_SH_FLD_FSP (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_SH_FLD_BUF_SEL (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_SH_FLD_BUF_EN (0x1uL)
/* CSD RM w/dither - MODE3_SW_SEL_CMOD1: CMOD Switch Control 1 */
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD1_FLD_SW_AMUXA (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD1_FLD_SW_C1CA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD1_FLD_SW_C1CC (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD1_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD1_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD1_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD1_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD1_FLD_DDRV_EN (0x0uL)
/* CSD RM w/dither - MODE3_SW_SEL_CMOD2: CMOD Switch Control 2 */
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD2_FLD_SW_AMUXA (0x4uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD2_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD2_FLD_SW_C2CB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD2_FLD_SW_C2CD (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD2_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD2_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD2_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE3_SW_SEL_CMOD2_FLD_DDRV_EN (0x0uL)
/********************* CSX RM with CapDAC dithering ***************************/
/* CSX RM w/dither - MODE4_SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE4_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL (0x1uL)
/* CSX RM w/dither - MODE4_SW_SEL_CDAC_FL: Flatspot/Dither CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CDAC_FL_FLD_SW_FLTCA (0x5uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CDAC_FL_FLD_SW_FLCB (0x4uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CDAC_FL_FLD_SW_FLTV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CDAC_FL_FLD_SW_FLTG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CDAC_FL_FLD_SW_FLBV (0x4uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CDAC_FL_FLD_SW_FLBG (0x5uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE (0x0uL)
/* CSX RM w/dither - MODE4_SW_SEL_TOP: Top Level Switch Control */
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_CACB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_CACC (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_CBCD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_AYA_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_AYA_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_AYB_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_AYB_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_BYB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_BGRF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_RMF (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_TOP_FLD_MBF (0x0uL)
/* CSX RM w/dither - MODE4_SW_SEL_COMP: MSC Comparator Switch Control */
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CPCS1 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CPMA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CPCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CPCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CMCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CPF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CMCS2 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CMCS4 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CMV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CMG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_CMF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_COMP_FLD_HALF_WAVE_EN (0x0uL)
/* CSX RM w/dither - MODE4_SW_SEL_SH: Shielding Switch Control */
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_SH_FLD_SOMB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_SH_FLD_CBSO (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_SH_FLD_SPCS1 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_SH_FLD_SPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_SH_FLD_FSP (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_SH_FLD_BUF_SEL (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_SH_FLD_BUF_EN (0x1uL)
/* CSX RM w/dither - MODE4_SW_SEL_CMOD1: CMOD Switch Control 1 */
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD1_FLD_SW_AMUXA (0x2uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD1_FLD_SW_C1CA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD1_FLD_SW_C1CC (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD1_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD1_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD1_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD1_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD1_FLD_DDRV_EN (0x0uL)
/* CSX RM w/dither - MODE4_SW_SEL_CMOD2: CMOD Switch Control 2 */
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD2_FLD_SW_AMUXA (0x5uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD2_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD2_FLD_SW_C2CB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD2_FLD_SW_C2CD (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD2_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD2_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD2_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE4_SW_SEL_CMOD2_FLD_DDRV_EN (0x0uL)
/********************* ISX RM with CapDAC dithering ***************************/
/* ISX RM w/dither - MODE5_SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL (0x0uL)
/* ISX RM w/dither - MODE5_SW_SEL_CDAC_FL: Flatspot/Dither CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CDAC_FL_FLD_SW_FLTCA (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CDAC_FL_FLD_SW_FLCB (0x2uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CDAC_FL_FLD_SW_FLTV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CDAC_FL_FLD_SW_FLTG (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CDAC_FL_FLD_SW_FLBV (0x6uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CDAC_FL_FLD_SW_FLBG (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE (0x0uL)
/* ISX RM w/dither - MODE5_SW_SEL_TOP: Top Level Switch Control */
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_CACB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_CACC (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_CBCD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_AYA_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_AYA_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_AYB_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_AYB_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_BYB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_BGRF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_RMF (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_TOP_FLD_MBF (0x0uL)
/* ISX RM w/dither - MODE5_SW_SEL_COMP: MSC Comparator Switch Control */
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CPCS1 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CPMA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CPCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CPCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CMCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CPF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CMCS2 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CMCS4 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CMV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CMG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_CMF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_COMP_FLD_HALF_WAVE_EN (0x0uL)
/* ISX RM w/dither - MODE5_SW_SEL_SH: Shielding Switch Control */
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_SH_FLD_SOMB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_SH_FLD_CBSO (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_SH_FLD_SPCS1 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_SH_FLD_SPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_SH_FLD_FSP (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_SH_FLD_BUF_SEL (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_SH_FLD_BUF_EN (0x1uL)
/* ISX RM w/dither - MODE5_SW_SEL_CMOD1: CMOD Switch Control 1 */
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD1_FLD_SW_AMUXA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD1_FLD_SW_C1CA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD1_FLD_SW_C1CC (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD1_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD1_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD1_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD1_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD1_FLD_DDRV_EN (0x0uL)
/* ISX RM w/dither - MODE5_SW_SEL_CMOD2: CMOD Switch Control 2 */
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD2_FLD_SW_AMUXA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD2_FLD_SW_AMUXB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD2_FLD_SW_C2CB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD2_FLD_SW_C2CD (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD2_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD2_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD2_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE5_SW_SEL_CMOD2_FLD_DDRV_EN (0x0uL)
/********************* MODE6: CSD RM + ACTIVE SHIELD ***************************/
/* CSD RM + ACTIVE SHIELD - MODE6_SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL (0x0uL)
/* CSD RM + ACTIVE SHIELD - MODE6_SW_SEL_CDAC_FL: Flatspot/Dither CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CDAC_FL_FLD_SW_FLTCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CDAC_FL_FLD_SW_FLCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CDAC_FL_FLD_SW_FLTV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CDAC_FL_FLD_SW_FLTG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CDAC_FL_FLD_SW_FLBV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CDAC_FL_FLD_SW_FLBG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE (0x0uL)
/* CSD RM + ACTIVE SHIELD - MODE6_SW_SEL_TOP: Top Level Switch Control */
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_CACB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_CACC (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_CBCD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_AYA_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_AYA_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_AYB_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_AYB_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_BYB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_BGRF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_RMF (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_TOP_FLD_MBF (0x0uL)
/* CSD RM + ACTIVE SHIELD - MODE6_SW_SEL_COMP: MSC Comparator Switch Control */
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CPCS1 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CPMA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CPCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CPCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CMCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CPF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CMCS2 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CMCS4 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CMV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CMG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_CMF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_COMP_FLD_HALF_WAVE_EN (0x0uL)
/* CSD RM + ACTIVE SHIELD - MODE6_SW_SEL_SH: Shielding Switch Control */
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_SH_FLD_SOMB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_SH_FLD_CBSO (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_SH_FLD_SPCS1 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_SH_FLD_SPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_SH_FLD_FSP (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_SH_FLD_BUF_SEL (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_SH_FLD_BUF_EN (0x1uL)
/* CSD RM + ACTIVE SHIELD - MODE6_SW_SEL_CMOD1: CMOD Switch Control 1 */
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD1_FLD_SW_AMUXA (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD1_FLD_SW_C1CA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD1_FLD_SW_C1CC (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD1_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD1_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD1_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD1_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD1_FLD_DDRV_EN (0x0uL)
/* CSD RM + ACTIVE SHIELD - MODE6_SW_SEL_CMOD2: CMOD Switch Control 2 */
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD2_FLD_SW_AMUXA (0x4uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD2_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD2_FLD_SW_C2CB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD2_FLD_SW_C2CD (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD2_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD2_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD2_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE6_SW_SEL_CMOD2_FLD_DDRV_EN (0x0uL)
/********************* MODE7: CSD RM with CapDAC dithering + ACTIVE SHIELD ***************************/
/* CSD RM w/dither + ACTIVE SHIELD - MODE7_SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH2_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH3_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_GAP_FS2_PH1_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PH_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1X_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHX_GAP_2CYCLE_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_SHIFT_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SENSE_DUTY_CTL_FLD_PHASE_MODE_SEL (0x0uL)
/* CSD RM w/dither + ACTIVE SHIELD - MODE7_SW_SEL_CDAC_FL: Flatspot/Dither CAPDAC Switch Control */
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CDAC_FL_FLD_SW_FLTCA (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CDAC_FL_FLD_SW_FLCB (0x2uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CDAC_FL_FLD_SW_FLTV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CDAC_FL_FLD_SW_FLTG (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CDAC_FL_FLD_SW_FLBV (0x6uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CDAC_FL_FLD_SW_FLBG (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CDAC_FL_FLD_ACTIVATION_MODE (0x0uL)
/* CSD RM w/dither + ACTIVE SHIELD - MODE7_SW_SEL_TOP: Top Level Switch Control */
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_CACB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_CACC (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_CBCD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_AYA_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_AYA_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_AYB_CTL (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_AYB_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_BYB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_BGRF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_RMF (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_TOP_FLD_MBF (0x0uL)
/* CSD RM w/dither + ACTIVE SHIELD - MODE7_SW_SEL_COMP: MSC Comparator Switch Control */
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CPCS1 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CPMA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CPCA (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CPCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CMCB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CPF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CMCS2 (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CMCS4 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CMV (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CMG (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_CMF (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_COMP_FLD_HALF_WAVE_EN (0x0uL)
/* CSD RM w/dither + ACTIVE SHIELD - MODE7_SW_SEL_SH: Shielding Switch Control */
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_SH_FLD_SOMB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_SH_FLD_CBSO (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_SH_FLD_SPCS1 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_SH_FLD_SPCS3 (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_SH_FLD_FSP (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_SH_FLD_BUF_SEL (0x7uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_SH_FLD_BUF_EN (0x1uL)
/* CSD RM w/dither + ACTIVE SHIELD - MODE7_SW_SEL_CMOD1: CMOD Switch Control 1 */
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD1_FLD_SW_AMUXA (0x3uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD1_FLD_SW_C1CA (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD1_FLD_SW_C1CC (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD1_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD1_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD1_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD1_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD1_FLD_DDRV_EN (0x0uL)
/* CSD RM w/dither + ACTIVE SHIELD - MODE7_SW_SEL_CMOD2: CMOD Switch Control 2 */
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD2_FLD_SW_AMUXA (0x4uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD2_FLD_SW_AMUXB (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD2_FLD_SW_C2CB (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD2_FLD_SW_C2CD (0x1uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD2_FLD_SW_PU (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD2_FLD_SW_PD (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD2_FLD_REF_MODE (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE7_SW_SEL_CMOD2_FLD_DDRV_EN (0x0uL)
/********************* MODE8: CSD RM + PASIVE SHIELD ***************************/
/* CSD RM + PASIVE SHIELD - MODE8_SENSE_DUTY_CTL: Sense Clock Duty Cycle Control */
#define CY_CAPSENSE_SM_REG_MODE8_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH0_EN (0x0uL)
#define CY_CAPSENSE_SM_REG_MODE8_SENSE_DUTY_CTL_FLD_PHASE_GAP_PH1_EN (0x0uL)