-
Notifications
You must be signed in to change notification settings - Fork 566
/
Copy pathopcodes.c
249 lines (232 loc) · 8.77 KB
/
opcodes.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
/* ******************************************************************************
* Copyright (c) 2015-2018 Google, Inc. All rights reserved.
* ******************************************************************************/
/*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* * Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* * Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* * Neither the name of VMware, Inc. nor the names of its contributors may be
* used to endorse or promote products derived from this software without
* specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL VMWARE, INC. OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH
* DAMAGE.
*/
/* Code Manipulation API Sample:
* opcodes.c
*
* Reports the dynamic count of the total number of instructions executed
* broken down by opcode.
*/
#include "dr_api.h"
#include "drmgr.h"
#include "drx.h"
#include <stdlib.h> /* qsort */
#ifdef WINDOWS
# define DISPLAY_STRING(msg) dr_messagebox(msg)
#else
# define DISPLAY_STRING(msg) dr_printf("%s\n", msg);
#endif
#define NULL_TERMINATE(buf) (buf)[(sizeof((buf)) / sizeof((buf)[0])) - 1] = '\0'
/* We keep a separate execution count per opcode.
*
* XXX: our counters are racy on ARM. We use DRX_COUNTER_LOCK to make them atomic
* (at a perf cost) on x86.
*
* XXX: we're using 32-bit counters. 64-bit counters are more challenging: they're
* harder to make atomic on 32-bit x86, and drx does not yet support them on ARM.
*/
enum {
#ifdef X86
ISA_X86_32,
ISA_X86_64,
#elif defined(ARM)
ISA_ARM_A32,
ISA_ARM_THUMB,
#elif defined(AARCH64)
ISA_ARM_A64,
#elif defined(RISCV64)
ISA_RV64,
#endif
NUM_ISA_MODE,
};
static uint count[NUM_ISA_MODE][OP_LAST + 1];
#define NUM_COUNT sizeof(count[0]) / sizeof(count[0][0])
/* We only display the top 15 counts. This sample could be extended to
* write all the counts to a file.
*
* XXX: DynamoRIO uses a separate stack for better transparency. DynamoRIO stack
* has limited size, so we should keep NUM_COUNT_SHOW small to avoid the message
* buffer (char msg[NUM_COUNT_SHOW*80]) in event_exit() overflowing the stack.
* It won't work on Windows either if the output is too large.
*/
#define NUM_COUNT_SHOW 15
static void
event_exit(void);
static dr_emit_flags_t
event_app_instruction(void *drcontext, void *tag, instrlist_t *bb, instr_t *instr,
bool for_trace, bool translating, void *user_data);
DR_EXPORT void
dr_client_main(client_id_t id, int argc, const char *argv[])
{
dr_set_client_name("DynamoRIO Sample Client 'opcodes'",
"http://dynamorio.org/issues");
if (!drmgr_init())
DR_ASSERT(false);
drx_init();
/* Register events: */
dr_register_exit_event(event_exit);
if (!drmgr_register_bb_instrumentation_event(NULL, event_app_instruction, NULL))
DR_ASSERT(false);
/* Make it easy to tell from the log file which client executed. */
dr_log(NULL, DR_LOG_ALL, 1, "Client 'opcodes' initializing\n");
#ifdef SHOW_RESULTS
/* Also give notification to stderr. */
if (dr_is_notify_on()) {
# ifdef WINDOWS
/* Ask for best-effort printing to cmd window. Must be called at init. */
dr_enable_console_printing();
# endif
dr_fprintf(STDERR, "Client opcodes is running\n");
}
#endif
}
#ifdef SHOW_RESULTS
/* We use cur_isa to iterate each ISA counters in event_exit, so there will be
* no race on accessing it in compare_counts.
*/
static uint cur_isa;
static int
compare_counts(const void *a_in, const void *b_in)
{
const uint a = *(const uint *)a_in;
const uint b = *(const uint *)b_in;
if (count[cur_isa][a] > count[cur_isa][b])
return 1;
if (count[cur_isa][a] < count[cur_isa][b])
return -1;
return 0;
}
static const char *
get_isa_mode_name(uint isa_mode)
{
# ifdef X86
return (isa_mode == ISA_X86_32) ? "32-bit X86" : "64-bit AMD64";
# elif defined(ARM)
return (isa_mode == ISA_ARM_A32) ? "32-bit ARM" : "32-bit Thumb";
# elif defined(AARCH64)
return "64-bit AArch64";
# else
return "unknown";
# endif
}
#endif
static void
event_exit(void)
{
#ifdef SHOW_RESULTS
char msg[NUM_COUNT_SHOW * 80];
int len, i;
size_t sofar = 0;
/* First, sort the counts */
uint indices[NUM_COUNT];
for (cur_isa = 0; cur_isa < NUM_ISA_MODE; cur_isa++) {
sofar = 0;
for (i = 0; i <= OP_LAST; i++)
indices[i] = i;
qsort(indices, NUM_COUNT, sizeof(indices[0]), compare_counts);
if (count[cur_isa][indices[OP_LAST]] == 0)
continue;
len = dr_snprintf(msg, sizeof(msg) / sizeof(msg[0]),
"Top %d opcode execution counts in %s mode:\n", NUM_COUNT_SHOW,
get_isa_mode_name(cur_isa));
DR_ASSERT(len > 0);
sofar += len;
for (i = OP_LAST - 1 - NUM_COUNT_SHOW; i <= OP_LAST; i++) {
if (count[cur_isa][indices[i]] != 0) {
len = dr_snprintf(msg + sofar, sizeof(msg) / sizeof(msg[0]) - sofar,
" %9lu : %-15s\n", count[cur_isa][indices[i]],
decode_opcode_name(indices[i]));
DR_ASSERT(len > 0);
sofar += len;
}
}
NULL_TERMINATE(msg);
DISPLAY_STRING(msg);
}
#endif /* SHOW_RESULTS */
if (!drmgr_unregister_bb_insertion_event(event_app_instruction))
DR_ASSERT(false);
drx_exit();
drmgr_exit();
}
static uint
get_count_isa_idx(void *drcontext)
{
switch (dr_get_isa_mode(drcontext)) {
#ifdef X86
case DR_ISA_X86: return ISA_X86_32;
case DR_ISA_AMD64: return ISA_X86_64;
#elif defined(ARM)
case DR_ISA_ARM_A32: return ISA_ARM_A32; break;
case DR_ISA_ARM_THUMB: return ISA_ARM_THUMB;
#elif defined(AARCH64)
case DR_ISA_ARM_A64: return ISA_ARM_A64;
#elif defined(RISCV64)
case DR_ISA_RV64: return ISA_RV64;
#endif
default: DR_ASSERT(false); /* NYI */
}
return 0;
}
/* This is called separately for each instruction in the block. */
static dr_emit_flags_t
event_app_instruction(void *drcontext, void *tag, instrlist_t *bb, instr_t *instr,
bool for_trace, bool translating, void *user_data)
{
drmgr_disable_auto_predication(drcontext, bb);
if (drmgr_is_first_instr(drcontext, instr)) {
instr_t *ins;
uint isa_idx = get_count_isa_idx(drcontext);
/* Normally looking ahead should be performed in the analysis event, but
* here that would require storing the counts into an array passed in
* user_data. We avoid that overhead by cheating drmgr's model a little
* bit and looking forward. An alternative approach would be to insert
* each counter before its respective instruction and have an
* instru2instru pass that pulls the increments together to reduce
* overhead.
*/
for (ins = instrlist_first_app(bb); ins != NULL; ins = instr_get_next_app(ins)) {
/* We insert all increments sequentially up front so that drx can
* optimize the spills and restores.
*/
drx_insert_counter_update(drcontext, bb, instr,
/* We're using drmgr, so these slots
* here won't be used: drreg's slots will be.
*/
SPILL_SLOT_MAX + 1,
IF_AARCHXX_OR_RISCV64_(SPILL_SLOT_MAX + 1) &
count[isa_idx][instr_get_opcode(ins)],
1,
/* DRX_COUNTER_LOCK is not yet supported on ARM */
IF_X86_ELSE(DRX_COUNTER_LOCK, 0));
}
}
return DR_EMIT_DEFAULT;
}